Low power analog to digital converter
US9065470B2 · kind B2 · utility
1Cited by
7References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 19, 2012 |
| Grant date | Jun 23, 2015 |
| Priority date | — |
| Expiry date | Dec 19, 2032 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M3/30
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
Described is an analog to digital converter (ADC) which comprises: a sigma-delta modulator to receive an analog signal, the sigma-delta modulator operable to perform chopping to cancel common-mode noise; and one or more counters coupled to the sigma-delta modulator to generate a digital code representative of the analog signal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.