Information processing apparatus that detects startup error, method of controlling the same, and storage medium
US9075752B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | May 2, 2012 |
| Grant date | Jul 7, 2015 |
| Priority date | — |
| Expiry date | Dec 30, 2032 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/0793
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An information processing apparatus which includes at least two controllers and is capable of positively detecting a startup error. Memory devices are connected to the controllers, respectively. A CPU of each controller accesses the memory device connected to the other controller via a bus bridge, identifies a startup stage to which the startup process has proceeded during the start of the self-controller, writes the identified startup stage as startup information into the memory device connected to the other controller, and detects whether or not an abnormality occurs during the startup of the other controller with reference to the startup information written into the memory device connected to the self-controller.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.