Three-dimensional semiconductor memory device
US9087738B2 · kind B2 · utility
5Cited by
1References
6Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Apr 17, 2014 |
| Grant date | Jul 21, 2015 |
| Priority date | — |
| Expiry date | Apr 17, 2034 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/0002
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A three-dimensional semiconductor device includes a stacked structure including a plurality of conductive layers stacked on a substrate, a distance along a first direction between sidewalls of an upper conductive layer and a lower conductive layer being smaller than a distance along a second direction between sidewalls of the upper conductive layer and the lower conductive layer, the first and second directions crossing each other and defining a plane parallel to a surface supporting the substrate, and vertical channel structures penetrating the stacked structure.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.