Multiple bitcells tracking scheme semiconductor memory array
US9099201B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | May 16, 2014 |
| Grant date | Aug 4, 2015 |
| Priority date | — |
| Expiry date | May 16, 2034 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/18
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory array includes a memory segment having at least one memory bank. The at least one memory bank includes an array of memory cells, and wherein at least two first read tracking cells are disposed in a read tracking column of the at least one memory bank. The memory array further includes a read tracking circuit coupled to the at least two first read tracking cells. Outputs of the at least two first read tracking cells are connected to a tracking bit connection line (TBCL). A tracking circuit connected to the TBCL is configured to output a tracking-cells output signal to generate a global tracking result signal to a memory control circuitry. The memory control circuitry is configured to reset a memory clock based on the global tracking result signal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.