Processor architecture for processing variable length instruction words
US9104426B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Nov 1, 2007 |
| Grant date | Aug 11, 2015 |
| Priority date | — |
| Expiry date | Nov 1, 2027 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3891
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A LIW processor comprises multiple execution units. The multiple execution units of the processor are divided into groups, and an input instruction word can contain instructions for one execution unit in each of the groups. The processor is optimized for use in signal processing operations, in that the multiple execution units of the processor are divided into groups which do not place significant restrictions on the desirable uses of the processor, because it has been determined that, in signal processing applications, it is not usually necessary for certain execution units to operate simultaneously. These execution units can therefore be grouped together, in such a way that only one of them can operate at a particular time, without significantly impacting on the operation of the device. An array is formed from multiple interconnected processors of this type.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.