CMOS interpolator for a serializer/deserializer communication application
US9203605B2 · kind B2 · utility
0Cited by
1References
5Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Mar 3, 2015 |
| Grant date | Dec 1, 2015 |
| Priority date | — |
| Expiry date | Mar 3, 2035 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L27/04
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A phase interpolator (PI) is provided to adjust the phase of a clock such that the phase is aligned to an incoming data pattern from a data stream. The data can be captured from a device such as a flip-flop or the like. The present technique uses a PI (digital to phase) and a digital state machine in a feedback loop to set the correct digital code to the PI inputs to achieve an appropriate clock phase. Of course, there can be variations.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.