Method and apparatus for operating finite-state machines in configurable storage circuits
US9218862B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Apr 11, 2014 |
| Grant date | Dec 22, 2015 |
| Priority date | — |
| Expiry date | Apr 11, 2034 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/1075
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An integrated circuit may have circuitry that includes a storage circuit, a processing circuit, and at least one state register to implement a finite-state machine. The storage circuit may store base addresses and output data for each state of the finite-state machine. The storage circuit may further store offset values that are based on the input data to the finite-state machine and the state transition from a current state to a next state caused by the input data. The processing circuit may compute the address of the storage circuit location where the output data of the next state is stored. The computation of this address may depend on the offset value and base address of the current state. The state register may receive the address from the processing circuit, store the address, and perform the corresponding memory access operation on the storage circuit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.