Efficient implementation of RSA using GPU/CPU architecture
US9262166B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Nov 30, 2011 |
| Grant date | Feb 16, 2016 |
| Priority date | — |
| Expiry date | Jan 16, 2032 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F21/00
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Various embodiments are directed to a heterogeneous processor architecture comprised of a CPU and a GPU on the same processor die. The heterogeneous processor architecture may optimize source code in a GPU compiler using vector strip mining to reduce instructions of arbitrary vector lengths into GPU supported vector lengths and loop peeling. It may be first determined that the source code is eligible for optimization if more than one machine code instruction of compiled source code under-utilizes GPU instruction bandwidth limitations. The initial vector strip mining results may be discarded and the first iteration of the inner loop body may be peeled out of the loop. The type of operands in the source code may be lowered and the peeled out inner loop body of source code may be vector strip mined again to obtain optimized source code.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.