Parking address scheme for reducing risk of short circuits during memory readout
US9305634B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jan 13, 2015 |
| Grant date | Apr 5, 2016 |
| Priority date | — |
| Expiry date | Jan 13, 2035 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04N25/77
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
The invention comprises an improved process of reading out SRAM or like memory elements which utilize pre-charging of cell output buses. In the output configuration of the invention, Gray Code counter outputs are used as inputs in a decoder block, the decoder block being configured to output a valid column selection address for every two address inputs. These column outputs are mapped sequentially to the columns of the memory array, such that the columns are sequentially read out, each readout operation being interspersed with a parking interval. The Gray code address inputs reduce readout addressing errors and the parking interval creates a delay between cell readout operations that reduces glitch errors.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.