Methods for memory management in parallel networks
US9311596B2 · kind B2 · utility
5Cited by
19References
19Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Mar 5, 2014 |
| Grant date | Apr 12, 2016 |
| Priority date | — |
| Expiry date | Mar 5, 2034 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06N3/049
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A simple format is disclosed and referred to as Elementary Network Description (END). The format can fully describe a large-scale neuronal model and embodiments of software or hardware engines to simulate such a model efficiently. The architecture of such neuromorphic engines is optimal for high-performance parallel processing of spiking networks with spike-timing dependent plasticity. Methods for managing memory in a processing system are described whereby memory can be allocated among a plurality of elements and rules configured for each element such that the parallel execution of the spiking networks is most optimal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.