Redundant execution for reliability in a super FMA ALU
US9329936B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Dec 31, 2012 |
| Grant date | May 3, 2016 |
| Priority date | — |
| Expiry date | Nov 14, 2034 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2201/845
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system, processor and method to increase computational reliability by using underutilized portions of a data path with a SuperFMA ALU. The method allows the reuse of underutilized hardware to implement spatial redundancy by using detection during the dispatch stage to determine if the operation may be executed by redundant hardware in the ALU. During execution, if determination is made that the correct conditions exists as determined by the redundant execution modes, the SuperFMA ALU performs the operation with redundant execution and compares the results for a match in order to generate a computational result. The method to increase computational reliability by using redundant execution is advantageous because the hardware cost of adding support for redundant execution is low and the complexity of implementation of the disclosed method is minimal due to the reuse of existing hardware.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.