Low-power digital logic using a Boolean logic switched inductor-capacitor (SLC) circuit
US9438233B1 · kind B1 · utility
8Cited by
2References
16Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Aug 30, 2015 |
| Grant date | Sep 6, 2016 |
| Priority date | — |
| Expiry date | Aug 30, 2035 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/0806
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A low-power digital logic architecture exhibits the same logic and voltage level behavior as standard digital logic. A logic switch and a pair of unidirectional switches are used to control the direction of charge flow in a switched-inductor capacitor (SLC) circuit, allowing the inductor to pull charge back-and-forth from one side of the load capacitor to the other to both switch the logical state at the top of the capacitor and to recycle and store the charge in the capacitor itself.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.