Patent · US Active

Verification of UML state machines

US9454382B2 · kind B2 · utility

2Cited by
1References
17Claims
0Family size

Assignee

Inventors

Key dates

Filing dateOct 14, 2013
Grant dateSep 27, 2016
Priority date
Expiry dateJun 11, 2034

Classification

  • Technology area (CPC G)Physics
  • CPC primaryG06F8/35
  • WIPO fieldComputer technology
  • WIPO sectorElectrical engineering

Abstract

A method, apparatus and computer-implemented method, the method comprising: receiving a statechart comprising a complex feature; and replacing the complex feature with a transformed feature, thereby transforming the statechart to a second statechart, wherein replacing the complex feature comprises: creating an auxiliary variable or a default state; changing a value of the auxiliary variable at the beginning of the transformed feature and changing the value of the auxiliary variable again at its end; and taking a transition from the default state, such that the transition occurs in accordance with the value of the auxiliary variable.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.