Fusible and reconfigurable cache architecture
US9460012B2 · kind B2 · utility
Assignees
Inventors
Key dates
| Filing date | Feb 18, 2014 |
| Grant date | Oct 4, 2016 |
| Priority date | — |
| Expiry date | Jun 1, 2034 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY02D10/00
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A reconfigurable cache architecture is provided. In processor design, as the density of on-chip components increases, a quantity and complexity of processing cores will increase as well. In order to take advantage of increased processing capabilities, many applications will take advantage of instruction level parallelism. The reconfigurable cache architecture provides a cache memory that in capable of being configured in a private mode and a fused mode for an associated multi-core processor. In the fused mode, individual cores of the multi-core processor can write and read data from certain cache banks of the cache memory with greater control over address routing. The cache architecture further includes control and configurability of the memory size and associativity of the cache memory itself.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.