System on chip including configurable image processing pipeline and system including the same
US9460482B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Sep 4, 2014 |
| Grant date | Oct 4, 2016 |
| Priority date | — |
| Expiry date | Mar 16, 2035 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06T3/40
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system on chip (SoC) including a configurable image processing pipeline is provided. The SoC includes a bus; a first image processing module configured to be connected to the bus and to process image data; a first image processing stage configured to transmit either first image data or second image data received from the bus to at least one of the bus and the first image processing module through a first bypass path in response to first control signals; and a second image processing stage configured to transmit either third image data received from the first image processing module or fourth image data received from the bus to the bus through one of a second bypass path and a second scaler path in response to second control signals.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.