Patent · US Active

Multi-security-CPU system

US9483626B2 · kind B2 · utility

0Cited by
2References
19Claims
0Family size

Assignee

Inventors

Key dates

Filing dateJan 5, 2015
Grant dateNov 1, 2016
Priority date
Expiry dateJan 5, 2035

Classification

  • Technology area (CPC G)Physics
  • CPC primaryG06F2221/2113
  • WIPO fieldComputer technology
  • WIPO sectorElectrical engineering

Abstract

A computing system includes a first security central processing unit (SCPU) of a system-on-a-chip (SOC), the first SCPU configured to execute functions of a first security level. The computing system also includes a second SCPU of the SOC coupled with the first SCPU and coupled with a host processor, the second SCPU configured to execute functions of a second security level less secure than the first security level, and the second SCPU executing functions not executed by the first SCPU.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.