Nonvolatile semiconductor memory device
US9543020B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Mar 6, 2013 |
| Grant date | Jan 10, 2017 |
| Priority date | — |
| Expiry date | Mar 29, 2035 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C16/0483
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A nonvolatile semiconductor memory device includes an array of memory cells arranged at the position intersecting positions of the word line and the bit line, a control signal generating circuit for carrying out a writing operation including a program for carrying out writing in the memory cell and a verification for verifying whether the data has been correctly written in the memory cell by the program, and a cell source monitoring circuit for detecting a voltage of the source line connected to the memory cell during the writing operation. The control signal generating circuit directly shifts the source line voltage at the time of program to a lower voltage necessary at the time of verification after the end of the program, based on the voltage the source line detected by the cell source monitoring circuit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.