Low-dropout voltage regulator
US9575499B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 20, 2015 |
| Grant date | Feb 21, 2017 |
| Priority date | — |
| Expiry date | Aug 16, 2035 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG05F1/575
- WIPO fieldControl
- WIPO sectorInstruments
Abstract
The invention is directed to a low-dropout voltage regulator (LDO), including a power transistor, a driving stage circuit, a feedback circuit, a bias power source and an auxiliary reference current generation circuit. The power transistor is controlled by a driving signal to convert an input voltage into an output voltage. The feedback circuit generates a feedback voltage according to the output voltage. The driving stage circuit generates the driving signal according to the feedback voltage and the reference voltage. The bias power source provides a bias current. The auxiliary reference current generation circuit is configured to sample an output current, adjust the sampled output current to generate an adjustment current by means of mapping and superpose the adjustment current onto the bias current to generate a reference current to control drive capability of the driving stage circuit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.