Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 2/15 and 16-symbol mapping, and bit interleaving method using same
US9577674B2 · kind B2 · utility
8Cited by
4References
4Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Feb 19, 2015 |
| Grant date | Feb 21, 2017 |
| Priority date | — |
| Expiry date | Mar 1, 2035 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L1/0071
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A bit interleaver includes a first memory, a processor, and a second memory. The first memory stores a low-density parity check (LDPC) codeword having a length of 64800 and a code rate of 2/15. The processor generates an interleaved codeword by interleaving the LDPC codeword on a bit group basis. The size of the bit group corresponds to a parallel factor of the LDPC codeword. The second memory provides the interleaved codeword to a modulator for 16-symbol mapping.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.