Flash cache flushing method and system
US9594679B2 · kind B2 · utility
0Cited by
24References
20Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | May 1, 2008 |
| Grant date | Mar 14, 2017 |
| Priority date | — |
| Expiry date | Mar 5, 2030 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0246
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A flash memory system that uses repeated writing of the data to achieve stable storage, is adapted for efficient cache flushing operations by utilizing a part of the non-volatile flash memory array as a designated buffer for the data, in which data integrity is retained until all repeat writing thereof is complete. Repeated writing is carried out from the designated buffer directly to the final storage locations in the flash memory array, for example using simple internal copy back operations.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.