Method and apparatus for determining thread execution parallelism
US9684541B2 · kind B2 · utility
2Cited by
0References
21Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jun 30, 2014 |
| Grant date | Jun 20, 2017 |
| Priority date | — |
| Expiry date | Nov 6, 2034 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG09G2360/08
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An apparatus and method for determining thread execution parallelism. For example, a processor in accordance with one embodiment comprises: a plurality of cores to execute a plurality of threads; a plurality of counters to collect data related to the execution of the plurality of threads on the plurality of cores; a dependency analysis module to analyze the data related to the execution of the threads and responsively determine a level of inter-thread dependency; and a control module to responsively adjust operation of the plurality of cores based on the determined level of inter-thread dependency.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.