Clock circuit and clock signal transmission method thereof
US9800243B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jan 20, 2017 |
| Grant date | Oct 24, 2017 |
| Priority date | — |
| Expiry date | Jan 20, 2037 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K2217/0054
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A clock circuit includes a buffer module, N multiplexers, and N clock gating cells. The buffer module includes an input end and N output ends, and is configured to enhance a driving capability of a clock signal received by the input end, and output the clock signal from the N output ends, and the N output ends are connected to data ends of the N clock gating cells one to one. Output ends of the N first multiplexers are connected to enabling ends of the N clock gating cells one to one. Each clock gating cell outputs a clock signal from an output end according to a frequency division logic signal or a gating logic signal received by an enabling end from an output end of a corresponding multiplexer and the clock signal received by a data end from an output end of the buffer module.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.