Distributed cache system utilizing multiple erasure codes
US9817713B2 · kind B2 · utility
37Cited by
2References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Feb 4, 2016 |
| Grant date | Nov 14, 2017 |
| Priority date | — |
| Expiry date | Feb 20, 2036 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/1032
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
One embodiment provides a method comprising, for at least one data block, selecting an erasure code from a plurality of erasure codes based on at least one property of the at least one data block and information relating to a data cache, and encoding, utilizing at least one hardware processor, the at least one data block with the selected erasure code. The information relating to the data cache includes cache space usage of the data cache.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.