System and method for enabling high read rates to data element lists
US9841913B2 · kind B2 · utility
1Cited by
11References
30Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jun 16, 2017 |
| Grant date | Dec 12, 2017 |
| Priority date | — |
| Expiry date | Jun 16, 2037 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2205/064
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory system for a network device is described. The memory system includes a main memory configured to store one or more data elements. Further, the memory system includes a link memory that is configured to maintain one or more pointers to interconnect the one or more data elements stored in the main memory. The memory system also includes a free-entry manager that is configured to generate an available bank set including one or more locations in the link memory. In addition, the memory system includes a context manager that is configured to maintain metadata for a list of the one or more data elements.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.