Maintaining packet order in a parallel processing network device
US9886273B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Aug 27, 2015 |
| Grant date | Feb 6, 2018 |
| Priority date | — |
| Expiry date | Apr 7, 2036 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L49/90
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
An instruction execution processor has an input to receive instructions associated with maintaining a queue for storing packet identifiers (IDs) corresponding to packets being processed by a network device. A memory coupled to the instruction execution processor is for storing instructions received at the input of the instruction execution processor and not executed by the instruction execution processor. An instruction feedback processor is coupled to the instruction execution processor. The instruction feedback processor is configured to, in response to receiving an output from the instruction execution processor, identify one or more instructions, stored in the memory, that correspond to a new packet ID at the head of the queue, and feed back, to the input of the instruction execution processor, the one or more identified instructions.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.