Patent · US Active

Reducing read latency using a pool of processing cores

US9933951B2 · kind B2 · utility

0Cited by
1References
39Claims
0Family size

Assignee

Inventors

Key dates

Filing dateJan 19, 2016
Grant dateApr 3, 2018
Priority date
Expiry dateMay 19, 2036

Classification

  • Technology area (CPC Y)Emerging Cross-Sectional Technologies
  • CPC primaryY02D10/00
  • WIPO fieldComputer technology
  • WIPO sectorElectrical engineering

Abstract

In a read processing storage system, using a pool of CPU cores, the CPU cores are assigned to process either write operations, read operations, and read and write operations, that are scheduled for processing. A minimal number of the CPU cores are allocated for processing the write operations, thereby increasing write latency.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.