System and method for flush power aware low power mode control in a portable computing device
US9959075B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Aug 11, 2016 |
| Grant date | May 1, 2018 |
| Priority date | — |
| Expiry date | Aug 11, 2036 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY02D10/00
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Systems and methods for improved implementation of low power modes in a multi-core system-on-a-chip (SoC) are presented. A cache memory of the multi-core SoC not being accessed by other components of the SoC is identified and a number of dirty cache lines present in the cache memory is determined. For a low power mode of the core, an entry latency based on the number of dirty cache lines is determined, and an exit latency is determined. An entry power cost for the low power mode is also determined based on the number of dirty cache lines A determination is made whether the low power mode for the cache memory results in a power savings over an active mode for the cache memory based at least on the entry power cost and the entry latency of the cache memory entering the first power mode.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.