Methods and circuitry for built-in self-testing of content addressable memories

USRE41992E1 · kind E1 · reissue

Inventors

• Sanjay Gupta · Crystal Lake, US
• Randall Gibson · Bothell, US

Key dates

• Filing date: Aug 30, 2006
• Grant date: Dec 7, 2010
• Expiry date: Aug 30, 2026

Classification

• Technology area (CPC —): General

Abstract

Methods for built-in self-test (BIST) testing and circuitry for testing a content addressable memory (CAM) core are provided. In one example, the BIST circuit includes a search port for enabling searches of the CAM core and a maintenance port for enabling addressing of locations of the CAM core. The maintenance port includes writing logic for writing to locations of the CAM core. The BIST circuit also includes a BIST controller for coordinating BIST testing of the CAM core. The BIST controller is capable of performing a BIST search on the CAM core on every cycle through the search port and performing a BIST write at selected times to the CAM core. Thus, the BIST write is capable of being performed in a same cycle as the BIST search permitting at-speed BIST. The BIST controller, performs BIST testing in a manner that limits the number of rows in the CAM that match at any given cycle, thus allowing a low-power BIST operation. The BIST controller can also be configured to coordinate simultaneous BIST testing of two or more CAM cores.