Delay circuits using negative resistance CMOS circuits
UST955006I4 · kind I4 · defensive publication
11Cited by
0References
11Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jun 14, 1976 |
| Grant date | Feb 1, 1977 |
| Priority date | — |
| Expiry date | Jun 14, 1996 |
Classification
- Technology area (CPC —)General
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.