Methods for optimizing circuit performance via configurable clock skews
US10037048B1 · kind B1 · utility
1Cited by
10References
20Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Mar 20, 2017 |
| Grant date | Jul 31, 2018 |
| Priority date | — |
| Expiry date | Mar 20, 2037 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K3/0375
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An integrated circuits with sequential logic circuitry is provided. The sequential logic circuitry may including latching circuits that receive clock signals from on-chip or off-chip clock sources. The clock signals may exhibit clock skew that is native to the integrated circuit. The natively existing clock skew can be leverage to perform time borrowing to help optimize circuit performance. The desired clock skew can be achieved by intelligent placement of the clock sources and deliberate routing of the clock signals from the clock sources to respective types of clock distribution networks on the integrated circuit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.