Extended error correction coding data storage
US10063263B2 · kind B2 · utility
0Cited by
10References
9Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | May 20, 2015 |
| Grant date | Aug 28, 2018 |
| Priority date | — |
| Expiry date | Aug 20, 2035 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/1016
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A memory management system and a method of managing a memory device are described. The system includes a memory device with a memory array to store data and associated error correction coding (ECC) bits and an extended correction table. The extended correction table stores error information additional to the ECC bits for one or more of the data in the memory array. The system also includes a controller to control the memory device to write and read the data.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.