SAR ADC
US10097198B1 · kind B1 · utility
9Cited by
5References
17Claims
0Family size
Assignees
Inventors
Key dates
| Filing date | Nov 16, 2017 |
| Grant date | Oct 9, 2018 |
| Priority date | — |
| Expiry date | Nov 16, 2037 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M1/802
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
Disclosed is a successive-approximation register (SAR) analog-to-digital converter (ADC). The SAR ADC may include a capacitor-resistor hybrid digital-to-analog converter (DAC), and apply a low-power switching method and an input signal range scaling method to the DAC, thereby significantly reducing surface area and power consumption.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.