Synchronous input / output hardware acknowledgement of write completions
US10229084B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 23, 2016 |
| Grant date | Mar 12, 2019 |
| Priority date | — |
| Expiry date | Sep 15, 2036 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/4022
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A computer-implemented method for computer-implemented method for communicating completion of synchronous input/output (I/O) commands between a processor executing an operating system and a recipient control unit is described. The method may include issuing, by a processor, a Synchronous I/O command to the recipient control unit; receiving, with the processor, a DMA read request from the recipient control unit; converting, with the processor, the DMA read response to write a data record into memory of the recipient control unit; issuing the DMA read request to the recipient control unit, wherein the DMA read request comprises an echo read portion comprising at least one byte of information at the end of the data record written; receiving, by the processor, a DMA write confirmation comprising the echo read portion of the record; and writing the echo read portion to a status area.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.