Apparatuses and methods for generating a suppressed address trace
US10346167B2 · kind B2 · utility
0Cited by
5References
25Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 19, 2016 |
| Grant date | Jul 9, 2019 |
| Priority date | — |
| Expiry date | May 24, 2037 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/3656
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Methods and apparatuses for generating a suppressed address trace are described. In some embodiments, a processor includes a trace generator having a trace suppressor that outputs a suppressed address trace for instructions executed by the processor. In some embodiments, a method to generate a suppressed address trace for a processor includes generating a suppressed address trace of executed instructions from a trace suppressor of a trace generator of the processor.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.