Clock architecture, including clock mesh fabric, for FPGA, and method of operating same
US10348308B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 15, 2018 |
| Grant date | Jul 9, 2019 |
| Priority date | — |
| Expiry date | Jun 15, 2038 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/17744
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
An integrated circuit comprising (i) an array of logic tiles wherein each logic tile is configurable to connect with at least one adjacent logic tile and (ii) a clock mesh fabric including a clock mesh to provide a mesh clock signal to each of the logic tiles of the array of logic tiles. In one embodiment, each logic tile of the array of logic tiles includes (1) distribution and transmission circuitry configurable to provide an associated tile clock to circuitry which performs operations using or based on the associated tile clock, wherein the distribution and transmission circuitry includes circuitry to generate a tile clock signal having a skew which is balanced with respect to the tile clock signals generated by the generation circuitry of each tile, and (2) selection circuitry to responsively output the associated tile clock which corresponds to the mesh clock signal or the tile clock signal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.