Patent · US Active

Metal interconnect structure and method for fabricating the same

US10438893B2 · kind B2 · utility

0Cited by
2References
16Claims
0Family size

Assignee

Inventors

Key dates

Filing dateOct 15, 2017
Grant dateOct 8, 2019
Priority date
Expiry dateOct 15, 2037

Classification

  • Technology area (CPC H)Electricity
  • CPC primaryH01L23/53228
  • WIPO fieldSemiconductors
  • WIPO sectorElectrical engineering

Abstract

A method for fabricating semiconductor device includes the steps of: providing a substrate having a first inter-metal dielectric (IMD) layer thereon; forming a first metal interconnection and a second metal interconnection in the first IMD layer; removing part of the first IMD layer to form a recess between the first metal interconnection and the second metal interconnection; performing a curing process; and forming a second IMD layer on the first metal interconnection and the second metal interconnection.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.