Patent · US Active

Shader writes to compressed resources

US10535178B2 · kind B2 · utility

2Cited by
11References
20Claims
0Family size

Assignees

Inventors

Key dates

Filing dateDec 22, 2016
Grant dateJan 14, 2020
Priority date
Expiry dateDec 25, 2036

Classification

  • Technology area (CPC G)Physics
  • CPC primaryG06F2212/401
  • WIPO fieldComputer technology
  • WIPO sectorElectrical engineering

Abstract

Systems, apparatuses, and methods for performing shader writes to compressed surfaces are disclosed. In one embodiment, a processor includes at least a memory and one or more shader units. In one embodiment, a shader unit of the processor is configured to receive a write request targeted to a compressed surface. The shader unit is configured to identify a first block of the compressed surface targeted by the write request. Responsive to determining the data of the write request targets less than the entirety of the first block, the first shader unit reads the first block from the cache and decompress the first block. Next, the first shader unit merges the data of the write request with the decompressed first block. Then, the shader unit compresses the merged data and writes the merged data to the cache.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.