Device having write assist circuit including memory-adapted transistors and method for making the same
US10553275B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Apr 10, 2018 |
| Grant date | Feb 4, 2020 |
| Priority date | — |
| Expiry date | Apr 10, 2038 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10B10/18
- WIPO fieldOptics
- WIPO sectorInstruments
Abstract
A write assist circuit includes: a memory-adapted latch and memory-adapted third and fourth NMOS transistors. The latch includes: a memory-adapted first PMOS transistor and a memory-adapted first NMOS transistor connected in series between a power-supply voltage and a first node, the first node being selectively connectable to a ground voltage; and a memory-adapted second PMOS transistor and a memory-adapted second NMOS transistor connected in series between the power-supply voltage and the second node, the second node being selectively connectable to the ground voltage. The third NMOS transistor is connected in series between the first node and the ground voltage; and the fourth NMOS transistor connected in series between the second node and the ground voltage. A gate electrode of each of the third and fourth transistors is connected to a latch-enable signal-line thereby for controlling the memory-adapted latch.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.