Integrated circuit (IC) design systems and methods using single-pin imaginary devices
US10579774B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 14, 2018 |
| Grant date | Mar 3, 2020 |
| Priority date | — |
| Expiry date | Jun 14, 2038 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2119/18
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
In the disclosed design systems and methods, a schematic diagram includes nets and, connected to at least some nets, single-pin first and second imaginary devices. On any given net, a first imaginary device is associated with a tracking group property of the net (where nets in the same tracking group are in-phase) and a second imaginary device is associated with a voltage property of the net. A design layout generated based on the schematic diagram includes: net shapes representing the nets and, on net shapes that represent nets connected to the imaginary devices, tracking group and voltage labels corresponding to the tracking group and voltage properties. Net shape placement within the design layout and design rule checking are performed according to design rules that dictate placing net shapes with the same tracking group label together and further dictate minimum allowable spacing requirements depending upon the tracking group and voltage labels.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.