Opportunistic increase of ways in memory-side cache
US10599573B2 · kind B2 · utility
0Cited by
0References
20Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Nov 29, 2018 |
| Grant date | Mar 24, 2020 |
| Priority date | — |
| Expiry date | Nov 29, 2038 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/70
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A processor includes a processor core and a cache controller coupled to the processor core. The cache controller is to allocate, for a memory, a plurality of cache entries in a cache, wherein the processor core is to: detect an amount of the memory installed in a computing system and, responsive to detecting less than a maximum allowable amount of the memory for the computing system, direct the cache controller to increase a number of ways of the cache in which to allocate the plurality of cache entries.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.