Vectorization of wide integer data paths for parallel operations with side-band logic monitoring the numeric overflow between vector lanes

US10671388B1 · kind B1 · utility

Assignee

• XILINX, INC. · US

Inventors

• Thomas PREUSSER · Dresden, DE
• Thomas A. Branca · Los Gatos, US

Key dates

• Filing date: Nov 26, 2018
• Grant date: Jun 2, 2020
• Expiry date: Jan 4, 2039

Classification

• Technology area (CPC G): Physics
• CPC primary: G06F9/30014
• WIPO field: Computer technology
• WIPO sector: Electrical engineering

Abstract

The embodiments herein describe handling overflow that occurs between different portions of a multi-result vector storing results from performing multiple operations in parallel. Rather than using guard bits to separate the various results in the multi-result vector, the embodiments herein describe using overflow monitors to detect and account for overflow that can occur in a multi-result vector that is passed in a chain of arithmetic units. Side band logic evaluates the LSBs in the operands for the reduced-precision operations to generate an expected value of performing the operation and compares the expected value to an actual value of the corresponding bits in the multi-result vector. If the expected and actual values match, then there was no overflow. However, if the values do not match, the side band logic updates the overflow value so that this overflow can be corrected once the final multi-result vector has been calculated.