Methods and devices for reducing array size and complexity in automata processors
US10896147B2 · kind B2 · utility
1Cited by
5References
25Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Nov 19, 2018 |
| Grant date | Jan 19, 2021 |
| Priority date | — |
| Expiry date | Jan 9, 2039 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG05B2219/24059
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method includes calculating a first position encoded pattern based on a first data pattern, and using an automata processor to compare the first position encoded pattern to a second position encoded pattern to identify a second data pattern within the first data pattern.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.