Staged power on/off sequence at the I/O phy level in an interchip interface
US10901936B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 21, 2016 |
| Grant date | Jan 26, 2021 |
| Priority date | — |
| Expiry date | Oct 5, 2036 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/22
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method, system, and/or computer program product controls transitions from a first bandwidth to a second bandwidth in a bus within a multi-processor computer. A bus controller predicts a bandwidth transition requirement for a bus in a multi-processor computer, and transitions the bus from a first bandwidth to a second bandwidth based on the predicted bandwidth transition requirement. The bus controller checks an actual transitioning requirement of the bus in the computer, such that the bus controller checks the actual transitioning requirement for the bus at each occurrence of a predefined stage of operation of one or more processor processors in the computer. In response to the actual transitioning requirement matching the predicted bandwidth transition requirement, the bus controller directions a continuation of the transitioning of the bus from the first bandwidth to the second bandwidth.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.