Semiconductor device having buried gate structure and method for fabricating the same
US10910224B2 · kind B2 · utility
1Cited by
0References
14Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Sep 14, 2020 |
| Grant date | Feb 2, 2021 |
| Priority date | — |
| Expiry date | Sep 14, 2040 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10N70/8833
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A method for fabricating a semiconductor device includes: forming a gate trench in a semiconductor substrate; forming a gate dielectric layer over a bottom surface and sidewalls of the gate trench; forming a first work function layer over the gate dielectric layer; doping a work function adjustment element to form a second work function layer which overlaps with the sidewalls of the gate trench; forming a gate conductive layer that partially fills the gate trench; and forming doped regions inside the semiconductor substrate on both sides of the gate trench.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.