Efficient processing of commands in a memory sub-system
US11042481B1 · kind B1 · utility
1Cited by
0References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 19, 2019 |
| Grant date | Jun 22, 2021 |
| Priority date | — |
| Expiry date | Dec 19, 2039 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/7203
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A read command is received from a host system, which operates on a first logical block address (LBA) range that at least partially overlaps with a second LBA range associated with a write command. A state associated with the write command is determined, where the state is indicative of whether a logical-to-physical (L2P) mapping table has been updated based on the write command. Data corresponding to the first LBA range is transmitted to the host system based on the state associated with the write command.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.