Speculative execution using a page-level tracked load order queue
US11194583B2 · kind B2 · utility
0Cited by
5References
21Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Oct 21, 2019 |
| Grant date | Dec 7, 2021 |
| Priority date | — |
| Expiry date | Dec 18, 2039 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3867
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Speculative execution using a page-level tracked load order queue includes: determining that a first load instruction targets a determined memory region; and in response to the first load instruction targeting the determined memory region, adding an entry to a page-level tracked load order queue instead of a load order queue, where the entry indicates a page address of a target of the first load instruction.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.