Techniques to control an insertion ratio for a cache
US11392298B2 · kind B2 · utility
0Cited by
6References
33Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Nov 16, 2020 |
| Grant date | Jul 19, 2022 |
| Priority date | — |
| Expiry date | Jan 12, 2041 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/502
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Examples may include techniques to control an insertion ratio or rate for a cache. Examples include comparing cache miss ratios for different time intervals or windows for a cache to determine whether to adjust a cache insertion ratio that is based on a ratio of cache misses to cache insertions.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.