Word line decoder memory architecture
US11423965B2 · kind B2 · utility
0Cited by
5References
12Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Mar 26, 2020 |
| Grant date | Aug 23, 2022 |
| Priority date | — |
| Expiry date | Mar 26, 2040 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C13/0028
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A clocked driver circuit can include a level shifter latch and a driver. The level shifter latch can be configured to receive an input signal upon a clock signal and generate a level shifted output signal. The driver can be configured to receive the level shifted output signal from the level shifter and drive the output signal on a line. The signal levels of the output signal can be greater than the signal level of the input signal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.