Scalable region-based directory
US11507517B2 · kind B2 · utility
0Cited by
4References
21Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Sep 25, 2020 |
| Grant date | Nov 22, 2022 |
| Priority date | — |
| Expiry date | Sep 25, 2040 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/60
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Disclosed is a cache directory including one or more cache directories configurable to interchange within each cache directory entry at least one bit between a first field and a second field to change the size of the region of memory represented and the number of cache lines tracked in the cache subsystem.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.