Efficient processing of commands in a memory sub-system
US11630778B2 · kind B2 · utility
0Cited by
1References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | May 17, 2021 |
| Grant date | Apr 18, 2023 |
| Priority date | — |
| Expiry date | Jun 26, 2041 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/7203
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A write command is received, for example, from a host system, which operates on a first logical address range. A read command is received that specifies a second logical address range that matches the first logical address range. Responsive to determining that a deallocate command has been received after the write command, zero-filled data is returned in response to the read command.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.